#1
[ IOT ]3 days ago
ESP32 LoRa Mesh Node
@mesh_collective743312
SILIXON LTD,operated in the UK since 2025.
--:--:--(GMT+0)
Natural language in. Electronics out.
In minutes. For Everyone.
Changing the way the world builds electronics.
Subscribe to our waitlist.
Or tap the calendar to book a quick call.
Our offering
Quickly generate and ship manufacturing files to bring your ideas to life. Get an instant quote for your bill of materials from the most suitable suppliers and source the components ASAP. Give your electronics logic instantly with hardware-aware code files
Our platform and AI agents will help you take care of these, solely from natural language input.
Manufacturing
files
Supplier
files
Firmware
files
Discover (COMING SOON)
See how other people design
Updated dailyTrending open-source electronics projects
Featured
Open-Source RISC-V Development Board
A compact, production-ready RISC-V SoC dev board with a 4-layer stackup, USB-C power delivery, and on-board debugging. Fully open hardware under CERN-OHL. Designed to take you from breadboard prototype to small-batch production.
#RISC-V#Open Hardware#4-layer PCB#USB-C PD
@tinyforge_labs1.2k4861 week ago
Trending This Week
#2
[ POWER ]1 week ago
GaN Flyback Converter — 100 W
@power_primitives521198
#3
[ FPGA ]2 weeks ago
Tiny FPGA Breakout — ICE40
@lattice_devs415167
[ RF & WIRELESS ]5 days ago
UHF RFID Reader Module
@rf_bench28974
[ MICROCONTROLLERS ]2 weeks ago
RP2040 CNC Motion Controller
@stepcraft342128
[ POWER ]1 month ago
Wireless Charging Coil Array
@qi_labs19753
Our thoughts (03)
A brief history of time PCBs
A brief history of the PCB, from its inception to its current state.
We Asked Over 100 Engineers: why PCB Design Takes So Long? Here’s What We Found
Having talked to over 100 engineers in the past few months to gain a sense of what problems engineers face while designing PCBs, we found that engineering teams can take, on average, 2–3 months to get a PCB from concept to market-ready.
Unlimited battery life: Sub-threshold design
An introduction to sub-threshold design
